[Libre-soc-dev] daily kan-ban update 28mar2022

Tobias Platen libre-soc at platen-software.de
Tue Mar 29 17:31:19 BST 2022


I have the correct version of ghdl and ghdl-yosys-plugin, and still get
the same error from yosys in my branch:

13. Executing Verilog backend.
ERROR: Non-constant enable
$memwr$\memory$external_core_top.v:282587$25668_EN in memory
initialization $meminit$\memory$external_core_top.v:282587$25707.





More information about the Libre-soc-dev mailing list