i have been getting an icarus verilog simulation together of the Libre-SOC core, Micron DRAM model, and Lattice ECP5 model. i now have GTKwave traces and have identified an area where there may be a problem in nmigen-soc, related to WB 4 pipelines. l.