[Libre-soc-dev] [RFC] SVP64 Condition Register ops

[lkcl]

https://libre-soc.org/openpower/sv/cr_ops/

turns out that CR ops such as mfcr, crand, crxor, all need their own dedicated RM Modes.  reason: you can't apply elwidth overrides, and arithmetic saturation makes no sense either.

i've therefore documented a slightly different arrangement for DD FFirst, and for Predicate-Result mode.

there is a remarkable similarity to the sv.bc instructions but the sv.bc instructions *do not* modify CRs, they only *read* CR bits.

Vectorised CR instructions *modify* CRs and the DDFF and PredRes modes then interact *with* those results [in similar ways to how sv.bc works]

comments and review appreciated

l.