[Libre-soc-dev] LibreSOC Implementation on arty7 fpga dev boards.

varun mohan varunmadhavam at gmail.com
Wed Oct 6 03:52:05 BST 2021

Hi Luke,
Ok...I checked out the specific commits for the repos mentioned and tried.
But I got the error below.

(libreSOC)varun at varuns5600x:/opt/src/litex/libresoc-litex$ ./fpga.py
--sys-clk-freq=100e6 --fpga=artya7100t --build
Traceback (most recent call last):
  File "./fpga.py", line 8, in <module>
    import litex_boards.targets.digilent_arty as arty
ModuleNotFoundError: No module named 'litex_boards.targets.digilent_arty'

Digging around found that in the checked out version of the litex_boards
repo, there is no digilent_arty.py but only any arty.py. so changed the line
"import litex_boards.targets.digilent_arty as arty" in fpga.py to "import
litex_boards.targets.arty as arty". The script did went though this time,
but what i noticed is the arty.py seems
to be a very initial implementation of arty 7 support and specifically
lacks arguments like device variants and toolchain. So it's always looking
for vivado. What can be done next..? I guess I cannot simply go to the
latest version of just the litex_boards repo or simply copy the
digilent_arty file over because maybe a lot of other dependencies are also
there. I don't have the experience with git to find out which commit added
proper support for arty7 with the needed arguments and then find other
dependencies for that commit...!!!


On Tue, Oct 5, 2021 at 11:30 PM Luke Kenneth Casson Leighton <lkcl at lkcl.net>

> Varun, here you go - Las kindly responded
> https://libre-soc.org/irclog/%23libre-soc.2021-10-05.log.html#t2021-10-05T18:40:52
> if you join the IRC channel on libera you can ask there and
> potentially get a quicker response.
> (and also thank Las for his help)
> l.
> _______________________________________________
> Libre-soc-dev mailing list
> Libre-soc-dev at lists.libre-soc.org
> http://lists.libre-soc.org/mailman/listinfo/libre-soc-dev

More information about the Libre-soc-dev mailing list