[Libre-soc-dev] Unexpected clock connexions.
Jean-Paul.Chaput at lip6.fr
Sat Jun 5 21:24:10 BST 2021
On Sat, 2021-06-05 at 17:00 +0100, Luke Kenneth Casson Leighton wrote:
> On Sat, Jun 5, 2021 at 2:21 PM Jean-Paul Chaput <Jean-Paul.Chaput at lip6.fr>
> > The search is unambiguous. It means 'core' instance of 'corona' model.
> > It doesn't try to match *a* 'core' instance down the hierarchy.
> nope, not having any of it. re-running (sigh, has to do global route takes
> 1.5 hours and then bombs out with an exception sigh)
That is strange. I just re-cloned the soclayout repository this
afternoon so I must be up to date. I get this signal inside the
top level ls180.vst.
And all the connexions looks ok.
sys_clk --> PLL (straight from the I/O pad)
PLL --> por_clk to all DFFs.
I suspect some renaming that took place in Yosys or blif2vst.
Do you have "por_clk" as a signal inside your ls180.vst ?
The global routing should take around 5 minutes. There should
be a misconfiguration problem somewhere.
> Mmmm. Yes it does. 'pllclk_clk' is a signal of 'test_issuer' which
> > is connected, in the 'ls180' model to 'por_clk'. So, as we must
> > use the representative of net the highest in the hierarchy,
> > 'core.por_clk'.
> por_clk is in test_issuer.ti.
> Libre-soc-dev mailing list
> Libre-soc-dev at lists.libre-soc.org
.-. J e a n - P a u l C h a p u t / Administrateur Systeme
/v\ Jean-Paul.Chaput at lip6.fr
/(___)\ work: (33) 01.44.27.53.99
^^ ^^ cell: 06.66.25.35.55 home: 09.65.29.83.38
U P M C Universite Pierre & Marie Curie
L I P 6 Laboratoire d'Informatique de Paris VI
S o C System On Chip
More information about the Libre-soc-dev