[Libre-soc-dev] Unexpected clock connexions.

[Luke Kenneth Casson Leighton]

running cocotb test (vst, pre-PNR) on the smaller experiments10_verilog,
to which a "fake" pll has now been added, works fine.

both JTAG id and JTAG wishbone read/write.

l.