the next step here is to get instruction count down. this involves merging of SVREMAP 32 bit SPR into SVSTATE 32 bit SPR to make a single y4 bit SPR. this is quite an intrusive change right across all HDL, simulator, and unit tests. it will need to be done in phases. l.