today, wanted to convert ICache to standard wishbone interface bus, but had to fix it first: turns out it was a missing "stall" signal which can be synthesised from cyc and ~ack. the DCache does the same thing. converting ICache to standard interface is next. l.