[Libre-soc-bugs] [Bug 1039] add hardware-cycle-accurate stastistical modelling to ISACaller for an in-order core

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=1039

--- Comment #29 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
 303         stall = self.fetch.process_instructions(stall, insn_trace)
 304         stall = self.decode.process_instructions(stall)
 305         stall = self.issue.process_instructions(stall)
 306         stall = self.exe.process_instructions(stall)

if you invert the calling order of these 4 functions you will NOT need
the flags added.  see comment #25 and disregard it, and REMOVE
that flag.

-- 
You are receiving this mail because:
You are on the CC list for the bug.