[Libre-soc-bugs] [Bug 784] Implement cl* instructions for carry-less operations

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=784

--- Comment #3 from Jacob Lifshay <programmerjake at gmail.com> ---
I started adding CLDivRem, but ran into a yosys bug:
https://github.com/YosysHQ/yosys/issues/3268

I added TestEqualLeadingZeroCount which will be used in the cldivrem algorithm
for testing if two GF(2) polynomials have equal degrees. It should have a
similar complexity to a binary addition (it uses binary addition internally,
the extraneous xor gates from addition are optimized out by yosys).

https://git.libre-soc.org/?p=nmigen-gf.git;a=blob;f=src/nmigen_gf/hdl/cldivrem.py;h=9a89c43046e2535fb272f47efefe51fb256db482;hb=423b3a3279e3637614a614ec7038ebaa7cabd6c0

-- 
You are receiving this mail because:
You are on the CC list for the bug.