[Libre-soc-bugs] [Bug 617] add SVP64 predication to TestIssuer

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu May 6 18:57:33 BST 2021


--- Comment #16 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Cesar Strauss from comment #14)

> * Zeroing single
> * Zeroing twin

ok i've added the basics, it's a bit of a hack, going into
soc/fu/common_output_stage.py and common_input_stage.py
with a single bit of the predicate mask invert-and-ANDed
with the pred-dz or pred-sz mode field, and passed through
to all Satellite Decoders (PowerSubsetDecoder) in core.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list