[Libre-soc-bugs] [Bug 620] post-layout simulation needed using cocotb

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Apr 10 12:39:22 BST 2021


--- Comment #15 from Staf Verhaegen <staf at fibraservi.eu> ---
Out of discussion on IRC here minimal clock generation block in VHDL:

    entity clkgen is port(clk: out bit);
    end entity clkgen;

    architecture sim of clkgen is
    signal intclk: bit := '0';
        intclk <= not intclk after 10 ns;
        clk <= intclk;
    end architecture sim;

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list