[Libre-soc-bugs] [Bug 475] cxxsim improvements

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=475

--- Comment #13 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
an intriguing but ultimately simple find :)

it is quite normal to expect the remaining bits (MSBs) to be set to zero, and
also for any bits that will not fit in the LHS to be thrown away.

this for example is how all 1s are set: x.eq(~0) or x.eq(-1) where x is
unsigned and way less than 64 bit.

-- 
You are receiving this mail because:
You are on the CC list for the bug.