[Libre-soc-bugs] [Bug 155] a PLL is needed for the SoC

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Nov 10 14:20:45 GMT 2020


--- Comment #26 from Staf Verhaegen <staf at fibraservi.eu> ---
(In reply to Luke Kenneth Casson Leighton from comment #25)
> (In reply to Staf Verhaegen from comment #23)
> > The bypass of the PLL will be done by only using the MUX and buffers of the
> > standard cell library.
> that should still be *inside* the PLL block, correct?  i.e. the *PLL block*
> should use the standard cell library and should use a MUX and buffers, yes?
> i.e. this should be done by Dmitri.
> the LibreSOC core (and litex peripherals) will *only* take the one clock,
> and the one clock shall be the PLL's output, correct?  LibreSOC's core (and
> peripherals) shall *NOT* try to do the MUX, correct?

Correct, the clock signal for the libre-soc is an output of the PLL block. It's
the task of Jean-Paul and Dimitri to align the layout of the PLL with the
clock-tree synthesis in Coriolis.
Dimitri has the standard cell library at hand and will place the cells himself
in the PLL block, also for the bypass. The reference clock is an input to the
PLL block coming from an IO cell.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list