[Libre-soc-bugs] [Bug 251] Initial 3D MESA non-accelerated software-only driver is needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Aug 5 14:00:49 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=251

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |programmerjake at gmail.com

--- Comment #5 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to vivekvpandya from comment #4)
> Is it okay to use fork of
> https://github.com/KhronosGroup/SPIRV-LLVM-Translator ?
> for SPIRV to LLVM translation ?

ha, wouldn't that be hilarious if 80 to 90% of the work needed was already done
by that library.  you would still receive a (very large!!) share of the EUR
12,000 donation from NLNet :)

> Or we want to write similar library from
> scratch?

i am very much against the "duplicate code because then we pwn it" way of
thinking.

the only reason for doing a similar library would be if this one was totally
unsuited.

given that it seems to have an "extension" architecture it should be adaptable.

the main question we need to find out is: does this library "preserve":

1. predication intrinsics from SPIR-V
2. vec2/3/4
3. swizzle information (vec2-4 XYZW reordering)
4. vector length WITHOUT reducing down to SIMD

the reason we need these preserved in LLVM-IR is because the Vector
customisation of the POWER9 ISA will *have* predication, vec234, swizzle and
ATAN2, COS, SIN etc added to it.

number 4 (variable vector length) *might* be a bit much to expect because
vector intrinsics are in development by Simon and Robin (jacob has been
tracking this)

one way to find out would be to actually do some quick tests doing exactly
that, and i am more than happy to raise an R&D sub-task (with small budget) for
that.

or it may turn out there are unit tests already in llvm-spirv which tell us the
answer?

i _was_ kinda expecting that we would use Intel NIR format (just like in the
RADV and Intel MESA drivers) however if this library does everything needed
GREAT.

i.am adding jacob cc on this one as he will have some valuable insights.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list