[Libre-soc-isa] [Bug 571] svp64 vector loads: sub-dword selection before or after byte-reversal

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu Jan 7 14:15:36 GMT 2021


--- Comment #5 from Alexandre Oliva <oliva at libre-soc.org> ---
the pseudocode in comment 2 (and in bug 567's comment 2; I'd somehow missed the
email about it, and went straight to the simple_v specs as if that was the only
answer) makes this mostly clear, thanks

the only unstated implication that comes to mind is that mem and bytereverse
are supposed to be polymorphic themselves, and operate on integer types of the
source-vector element width.

this can be guessed, but it's not certain from the notation; I think adding the
bit-width as a parameter to both pseudofunctions would make it crystal-clear.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list