[Libre-soc-isa] [Bug 560] big-endian little-endian SV regfile layout idea

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Jan 4 12:13:54 GMT 2021


--- Comment #52 from Cesar Strauss <cestrauss at gmail.com> ---
It seems to me that, as long as:

1) we rigorously stick to vector (SVP64, SUBVL) load, stores and operations on
vector registers,
2) stick to predication to access its sub-elements,
3) do not use non-SVP64 instructions on register previously used as vectors and
4) do not change SUBVL on the same vector register

Then, the "endianess of the register file", and "VL indexing direction" should
become totally transparent (architecturally invisible). We can choose one mode
(say LE) and stick to it.

Just my two cents.

I do admit that, as I reread the thread, I'm still thoroughly confused.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list