[Libre-soc-isa] [Bug 213] SimpleV Standard writeup needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Oct 19 18:23:54 BST 2020


--- Comment #65 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #64)

> [... stuff for me to analyse and think about...]

> Vectorized CRs still have a bunch of the above mess, because they aren't 1
> bit per lane. Also, they have a ISA-level limiting effect on large VLs
> because of quickly running out of the 64 CRs when you need multiple masks
> (common in non-trivial shaders).

yes and no: remember they're 4-bit.  so that's 64x4 bits worth of stuff that
can be used for vector masks = 256 bits.  if we run out of those we're doing
something wrong :)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list