[Libre-soc-isa] [Bug 213] SimpleV Standard writeup needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Oct 18 06:02:34 BST 2020


--- Comment #50 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

I'm looking at this CR thing for a while now, digging into that bug report, and
the Power ISA specification, and not really getting any great ideas.

One really bad idea - Ignore the CR and add a byte of mask at the bottom of
each GPR. But of course the would make register spill/save a nighmare. Plus
doesn't really help with GT/LT/EQ.

One start to an idea was to expand the CR bit feild into byte feilds (plus
mask). Also seems more terrible the more I think of it. If you were only ever
doing 8x simd maybe.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list