[Libre-soc-isa] [Bug 533] New: design new CR instructions suitable for predication

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Nov 28 09:16:34 GMT 2020


            Bug ID: 533
           Summary: design new CR instructions suitable for predication
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: Other
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Specification
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-soc-isa at lists.libre-soc.org
   NLnet milestone: ---


if using CRs, beq/bgt/blt makes decisions based on a single bit analysis (and
inversion) of a CR, which frequently requires a crand/cror op prior to get
branch conditions that otherwise do not exist in single-instruction form.

the idea here is to create a combined CR analysis operation that makes multiple
bits [0-3] of a CR and creates a single bit yes/no, extending what crand/cror
(etc) currently do.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list