I have the correct version of ghdl and ghdl-yosys-plugin, and still get the same error from yosys in my branch: 13. Executing Verilog backend. ERROR: Non-constant enable $memwr$\memory$external_core_top.v:282587$25668_EN in memory initialization $meminit$\memory$external_core_top.v:282587$25707.