[Libre-soc-dev] microwatt / libresoc dcache
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Sat May 8 12:59:09 BST 2021
On Saturday, May 8, 2021, Luke Kenneth Casson Leighton <lkcl at lkcl.net>
> solutions that i have seen to this, used by intel, have been to make
> PTE caches. an 8-entry single-cycle, followed by (guessing) 256-entry
> followed by (guessing) 4k three-cycle.
ariane only has four entry TLB caches! this seems to be enough, and is
small enough to do in 1 clock cycle.
also interestingly they cache how far down the RADIX the lookup went.
RISC-V hardcodes the page table sizes to 4k, 2M and 1G.
whereas POWER allows the OS to define them, making a TLB cache design a
leetle more fun.
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the Libre-soc-dev