[Libre-soc-dev] ls180 update
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Sat Apr 17 14:36:41 BST 2021
On Friday, April 16, 2021, Luke Kenneth Casson Leighton <lkcl at lkcl.net>
> * i have been doing JTAG ghdl cocotb simulations of pre and post layout,
> with a small test, this created a series of errors which Jean-Paul has
> fixed. the post pnr wishbone test takes several seconds to complete: it
> will be quite fascinating (scary) to run the full ls180.
as an experiment i extracted the vhdl using yosys, into a verilog file for
compilation with verilator, which is over 1,000,000 lines long.
from that 1,000,000 line file verilator has produced 3,000 sub-files.
compiling even the ones with a #include and nothing else takes 10 minutes
each. estimates for completion of compilation is therefore several weeks.
this is not reasonable unless we have access to a beowulf cluster with
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the Libre-soc-dev