[Libre-soc-dev] daily kan-ban update 20aug2020
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Thu Aug 20 13:39:17 BST 2020
am still going over the issue with FPGA litex Memory initialisation
not succeeding. the current thinking is to create an alternative
wishbone "downconverter" that takes 64-bit and reduces to 32-bit.
this same code can also be used to do 128-bit (LoadStore) to 64-bit
thunking, meaning that the L0CacheBuffer does not have to.
More information about the Libre-soc-dev