[Libre-soc-bugs] [Bug 583] Implement simple VL for-loop in nMigen for TestIssuer

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Mar 19 20:35:05 GMT 2021


--- Comment #47 from Cesar Strauss <cestrauss at gmail.com> ---
(In reply to Cesar Strauss from comment #41)
> I have split the new issue FSM out from the issue/execute FSM, and marked
> the places where the looping will be checked/done, and where PC/SRCSTEP will
> be updated.

This is old news by now, but, for the record, the Issue FSM now implements the
SRCSTEP VL loop, as well as the VL==0 vector skip loop.

Probably, the VL==0 loop could have been done in Fetch instead. Luke, do you
want me to do this, before moving to predication, or leave it for later?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list