[Libre-soc-bugs] [Bug 657] unit tests needed for BCD instructions

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Aug 17 20:57:59 BST 2021


--- Comment #12 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i tracked this down:


it's an implementation of addg6s in VHDL.  the sum_with_carry variable
is adding its two inputs, a and b, with an extra (65th) bit, just like
we did in the pseudocode.

what i would suggest is, simply creating a python function which does
the equivalent of the pseudocode (and check it's the same as the microwatt
version), and just make up some values to test.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list