[Libre-soc-bugs] [Bug 199] Layout using coriolis2 main core, 180nm

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Oct 2 09:34:41 BST 2020


--- Comment #101 from Staf Verhaegen <staf at fibraservi.eu> ---

> But, what we must be sure of, is the interface.

Still am not 100% sure what exactly you mean with interface here and want to
avoid any possible misinterpretation.

> If I divert from HFNS to chip/corona creation, what's inside the I/O pads
> is not important. From what you (Staf) said, that seems ok, but it would
> be better if you can confirm.

My IO cells will have pins that will be connected directly to pins of the
The bonding pad is included in the IO cell.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list