[Libre-soc-bugs] [Bug 393] Hook up augmented-Wishbone Memory Bus to LDSTCompUnit (via PortInterface)

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu Jun 25 18:54:13 BST 2020


--- Comment #22 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
oh, also, as you can probably see, i got fed up with LoadStoreUnitInterface
names not being clear which were inputs and which were outputs :)

i went through minerva core.py and also loadstore.py and ended up independently
confirming what you had identified as input and output.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list