[Libre-soc-bugs] [Bug 382] nmigen wishbone Memory (SRAM) object needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Jun 20 18:36:37 BST 2020


--- Comment #11 from Yehowshua <yimmanuel3 at gatech.edu> ---
In fact, Minerva's cache codebase is really bizarre.
We'd really have to shoe horn it I think.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list