[Libre-soc-bugs] [Bug 238] POWER Compressed Formal Standard writeup

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Dec 1 00:31:00 GMT 2020


https://bugs.libre-soc.org/show_bug.cgi?id=238

--- Comment #154 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #151)
> i honestly have no idea which is best, except at the level of being not in
> favour of complicating the Phase 1 FSM.
> 
> on that alone, "allow it" wins because even an illegal exception is extra
> gates.

phase 1 wouldn't require any extra gates in any case since it only cares about
mode and length, not illegal/legal.

the illegal operation is decoded by the full decoder which is given the mode
and the instruction bits, it can detect the instruction bits being 16-bit with
next mode standard and the mode being standard-then-compressed. I think that
would take 2-3 gates total.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list