[libre-riscv-dev] Status on Our RISCV Implementation

[Immanuel, Yehowshua U]

> nope.  not for RISC-V.  userspace only.

So I guess we’d have a POWER kernel…
If a binary tries to call RISCV instructions to set supervisor mode register - how is that handled?

Yehowshua