[libre-riscv-dev] simple-barrel-processor is up

Luke Kenneth Casson Leighton lkcl at lkcl.net
Tue Mar 12 10:07:43 GMT 2019

btw jacob we'll need some sort of ulttra-low-power "management"
processor, which could also be used to do SPI, UART and so on for
initial boot purposes.   so, it is potentially not a hypothetical


More information about the libre-riscv-dev mailing list