[libre-riscv-dev] [Bug 107] IEEE754 FPU FCVT "downconversion" needed

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Wed Jul 10 10:01:17 BST 2019


http://bugs.libre-riscv.org/show_bug.cgi?id=107

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|CONFIRMED                   |RESOLVED
         Resolution|---                         |FIXED

--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
last unit test added, all covered:
https://git.libre-riscv.org/?p=ieee754fpu.git;a=commitdiff;h=ff5df25d28e88a15edee6d72e29c54fe105672e3

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list