p.s. remember that slices in python are reversed compared to verilog *and* are off by 1, and i think Cat is inverted or something, you'll need to compare rv32 cpu_decoder.py to cpu_decoder.v l.