[Libre-soc-isa] [Bug 1071] add parallel prefix sum remap mode
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Mon Jan 1 03:16:20 GMT 2024
https://bugs.libre-soc.org/show_bug.cgi?id=1071
--- Comment #29 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Jacob Lifshay from comment #28)
> 2. I see no reason why all SVSTATE registers can't be hazard-tracked as one
> big register (since they're almost always used together anyway), which
> reduces the number of register hazards for dynamic svshape to 2-in (VL and
> MAXVL) 3-out (VL and MAXVL and the SVSTATE* register).
I meant SVSHAPE registers, sorry.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list