[Libre-soc-isa] [Bug 1017] ISA WG RFC for binary and ternary bitops

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=1017

--- Comment #15 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Jacob Lifshay from comment #12)
> it just occurred to me that all the binlog ops don't have many uses cases
> (only one I could think of is simulating a fpga which is a very niche use
> case), therefore should not be submitted in the same RFC as the ternlogi ops
> to avoid ternlogi getting rejected.

between the lack of decent use cases and the gpr vs. cr lut and the
unacceptable 4-in 1-out issues, imho we should remove all [cr]binlog ops from
this rfc since they need more design work.

imho [cr]ternlogi should stay in after fixing crternlogi to be 3-in 1-out.

-- 
You are receiving this mail because:
You are on the CC list for the bug.