[Libre-soc-isa] [Bug 817] Big Integer Math (sv.adde, sv.subfe, sv.madded, 128 by 64-bit -> 64-bit div/rem, maybe more...)

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Nov 11 08:59:37 GMT 2022


https://bugs.libre-soc.org/show_bug.cgi?id=817

--- Comment #60 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #59)
> (In reply to Jacob Lifshay from comment #58)
> 
> > should probably actually be named maddedus because RA is unsigned and RB is
> > signed
> 
> hmmm hmmm these are among the precious EXT04 VA-Form, but should
> be justifiable: there is mullw/mulhw etc. already.  can you do
> the pseudocode?

yup, done!

I picked XO 57 -- 111001

https://git.libre-soc.org/?p=openpower-isa.git;a=commitdiff;h=d7967c3c21fbf1d37f200b9284232aec15a7fadd

I also XLEN-ified maddedu and fixed case_sv_bigint_shift_left_then_back while I
was at it. the bigint/sv-bigint tests should pass now.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the Libre-SOC-ISA mailing list