[Libre-soc-isa] [Bug 968] document shift-and-add instruction
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Tue Nov 1 20:01:37 GMT 2022
https://bugs.libre-soc.org/show_bug.cgi?id=968
--- Comment #16 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Luke Kenneth Casson Leighton from comment #14)
> @@ -122,17 +124,21 @@ shadd r4, r1, r2, 3
> Pseudocode:
>
> shift <- sm + 1 # Shift is between
> 1-4
> - n <- (RB)[XLEN/2:XLEN-1] # Limit RB to upper word
> (32-bits)
> + n <- (RB)[32:63] # Only use lower 32-bits of
> RB
> sum[0:63] <- (n << shift) + (RA) # Shift n, add RA
> RT <- sum # Result stored in RT
no, sorry, sorry, you're right: that's ls004.mdwn, not
openpower-isa bitmanip.mdwn.
distracted, hard to pay attention from an apartment.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list