[Libre-soc-isa] [Bug 699] Draft Release v0.1 of SVP64
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Sat Sep 18 19:00:04 BST 2021
https://bugs.libre-soc.org/show_bug.cgi?id=699
--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Luke Kenneth Casson Leighton from comment #0)
> First Draft release of SVP64 Standard. Based conceptually on
> an x86-like "REP-" Prefixing of the Scalar Power ISA v3.0B,
> Draft SVP64 brings the Power ISA up-to-date with advanced
> Supercomputing Vector Processing capabilities suited to
> High Performance Compute, 3D GPU, Video, Scientific
> and traditional DSP Workloads. With over 3 years of
> development of the Draft 0.1 Specification, Features include:
>
> * 24 bit prefix format for 64 bit Vector operations
> that fits within the Power ISA v3.1 64 bit Prefix
> scheme
> * Vector Lengths up to 64 elements
> * Element-width Overrides (polymorphism) for both
> source and destination registers, bringing
> FP16 and BF16 Vectors to the Power ISA
> * Extending Register File sizes to suit 3D and Video
> Workloads:
> - 128 64-bit Integers,
> - 128 64-bit Floating-Point
> - 128 Condition Register Fields primarily for use as
> Predicate Masks
> * Sub-vectors (vec2/3/4) suited to 3D GPU workloads
> and Audio/Visual processing
> * Single and Twin Predication (back-to-back VREDUCE
> VEXPAND)
> * 4 different Mode variants: Arithmetic/Logical,
> CR ops, Branch-Conditional and LD/ST. Similar
> to Power ISA v3.1 MTRR/MLS Prefix types providing:
> - Arithmetic Saturation
> - Fail-First (Speculative LD/ST)
> - Data-dependent Fail-First
> - Deterministic Scalar and Parallel Reduction
> and Iteration
> - "Predicate-result" (result is dropped if CR Field
> test fails)
> * REMAP Scheduling for arbitrary-sized Matrices, and
> triple loop DCT and FFT. Size is limited by Register
file size.
> * Both Horizontal-First (Cray) and Vertical-First
> (Mitch Alsup MyISA 66000) Vectorisation Modes
>
> Draft Specification at:
> http://libre-soc.org/openpower/sv/svp64
>
> Funded by the NLnet Foundation under their Privacy and
> Enhanced Trust Programme, as a Work for the Public Good.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list