[Libre-soc-isa] [Bug 571] New: svp64 vector loads: sub-dword selection before or after byte-reversal

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu Jan 7 00:19:31 GMT 2021


https://bugs.libre-soc.org/show_bug.cgi?id=571

            Bug ID: 571
           Summary: svp64 vector loads: sub-dword selection before or
                    after byte-reversal
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: PC
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Specification
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-soc-isa at lists.libre-soc.org
   NLnet milestone: ---

a review of the pseudocode is needed at
https://bugs.libre-soc.org/show_bug.cgi?id=567#c2

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the Libre-SOC-ISA mailing list