[Libre-soc-isa] [Bug 560] big-endian little-endian SV regfile layout idea

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu Dec 31 00:19:41 GMT 2020


--- Comment #21 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #19)

> How about this:
> we just define SV to trap when not in little-endian mode for now,

that punishes BE and makes it a second-rate citizen.

which in turn completely cuts us off from China, Japan and India Industrial
markets, where many Industrial Control Systems are still using VME Bus and
68000 family processors.

lhbrx.  vectorised.  data loaded in correc order.  solved.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list