[Libre-soc-isa] [Bug 560] big-endian little-endian SV regfile layout idea

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Dec 30 23:57:21 GMT 2020


--- Comment #17 from Jacob Lifshay <programmerjake at gmail.com> ---
So, assuming r4==0x0102030405060708:
li r3, 5
setvli r0, 4
add r4.v, r3.s, r4.v, subvl=1, elwidth=8-bit

produces on little endian:

produces on big endian:

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list