[Libre-soc-isa] [Bug 560] big-endian little-endian SV regfile layout idea

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Dec 30 22:34:52 GMT 2020


--- Comment #9 from Jacob Lifshay <programmerjake at gmail.com> ---
I consider CRs weird enough (since they're rarely stored in memory) that they
shouldn't be used to decide our in-register layout of vector types, instead, we
should strive for consistency between registers and memory, since that makes a
bitcast, which is commonly assumed to be zero-cost, actually be zero cost.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list