[Libre-soc-isa] [Bug 559] analyse implications of automatic detection of changing VL loop direction

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Dec 30 19:20:39 GMT 2020


--- Comment #8 from Alexandre Oliva <oliva at libre-soc.org> ---
Indeed, automatic detection and reversal of direction won't do in general case.

We could still state that the insn operands must be such that there aren't
overlaps between inputs and outputs that could lead sequential operation to
behave differently from fully parallel operation, leaving those cases reserved
(meant to be unused) rather than defined in a way that is at odds with the
behavior and expectations of every other vector/simd processor out there. 
(hyperbole alert; I don't know them all ;-)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list