[Libre-soc-isa] [Bug 559] analyse implications of automatic detection of changing VL loop direction

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Dec 30 15:13:06 GMT 2020


--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
the original question was to do with whether gcc should rely on hardware
reversing the order of the VL loop so that register allocation need not be
concerned about the consequences of using overlapping ranges of registers.

the case where dest overlaps either *or both* src1 and src2 demonstrates that
overlap avoidance is going to be necessary, not just "nice to have".

i'm inclined to close this one as invalid.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list