[Libre-soc-bugs] [Bug 1025] New: create IEEE754 FP Pipelines and decoder for TestIssuer

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Mar 15 16:42:14 GMT 2023


            Bug ID: 1025
           Summary: create IEEE754 FP Pipelines and decoder for TestIssuer
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: Other
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Source Code
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-soc-bugs at lists.libre-soc.org
   NLnet milestone: ---

Unit tests and ISACaller Simulator implementation exists for
the various Draft ISA instructions to be proposed under bug
#52 (NLnet 2022-08-051) but HDL for inclusion in Libre-SOC
Core does not yet exist.  There are approximately 50 new
IEEE754 Transcendental instructions to be added, several
bitmanip instructions, and the BigInt 3-in 2-out (64-bit carry)

first priority is adding the existing Power ISA v3.0 FP instructions.
second priority, any v3.1 FP instructions.
third priority, implementing Draft Transcendentals.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list