[Libre-soc-bugs] [Bug 517] Define JTAG pins and set up with litex for ulx3s85f

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Apr 11 21:31:04 BST 2021


--- Comment #124 from Cole Poirier <colepoirier at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #122)
> ## Images of wires on FPGA and on ft232r
> which FPGA?

Fixed and added a note that there will be new images for the versa ecp5, once
you are able to do them.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list