[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility

Immanuel, Yehowshua U yimmanuel3 at gatech.edu
Mon Mar 16 00:25:05 GMT 2020

Previous message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Next message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Haha, lets just wait until we’ve got some customers before pulling that stunt.
Also, literally, everybody including MS, Amazon, Apple, would be on our side.

Bad news for intel...

Sent from my iPad

Previous message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Next message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the libre-riscv-dev mailing list