[libre-riscv-dev] [Bug 174] NLNet 2019 Formal Standards OpenPOWER proposal 2019-10-046

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=174

--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
# SimpleV

Budget: EUR 8000

# ISAMUX/NS 

Budget: 2500

# Atomics

Budget: 2500

# Variable Encoding

Budget: 2500

# Compressed

Budget: 5000

# FP16

Budget: 2500

# ISA Switch (POWER-RV64GC)

Budget: 3000

-- 
You are receiving this mail because:
You are on the CC list for the bug.