[libre-riscv-dev] [Bug 196] Formal correctness proof needed for the IEEE754 FPU
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Mon Apr 27 21:44:56 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=196
Bug 196 depends on bug 165, which changed state.
Bug 165 Summary: Formally verify the FPCMP (FEQ, FLE, FLT) module
https://bugs.libre-soc.org/show_bug.cgi?id=165
What |Removed |Added
----------------------------------------------------------------------------
Status|CONFIRMED |RESOLVED
Resolution|--- |FIXED
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list